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ABSTRACT 
This thesis explains the recipe module development for the first Long 
Channel NMOS transistor device fabrication process at cleanroom laboratory of 
KUiTTHO. A recipe for the NMOS transistor fabrication process has been 
successfully produced. Threshold Voltage and Leakage Current, with different 
channel length and oxide gate for the Long Channel NMOS transistor too has been 
investigated. The data from the experiment conducted have shown that the threshold 
voltage is more influenced by the thickness of the oxide gate as compared with the 
channel length. The threshold voltage increased in linear form with the increase of 
the oxide gate thickness; and there is almost no change for different channel length. 
Leakage Current reduces exponentially with the increase of the oxide gate thickness 
and the channel length. 
IV 
ABSTRAK 
Tesis ini menerangkan pembangunan modul resepi bagi proses fabrikasi 
peranti transistor kesan medan logam-oksida semikonduktor salur panjang {Long 
Channel NMOS transistor) yang pertama kali di makmal bilik bersih KUiTTHO. 
Resepi bagi proses fabrikasi peranti transistor kesan medan logam-oksida 
semikonduktor telah berjaya dihasilkan. Voltan ambang dan arus bocor salir, dengan 
panjang salur dan oksida get yang berbeza bagi transistor kesan medan logam-oksida 
semikonduktor salur panjang telah di kaji. Data dari eksperimen yang telah dilakukan 
menunjukkan voltan ambang banyak di pengaruhi oleh ketebalan oksida get 
berbanding dengan panjang salur. Voltan ambang naik secara linear dengan kenaikan 
ketebalan oksida get dan hampir tidak ada perubahan bagi panjang salur yang 
berbeza. Arus bocor salir berkurangan secara eksponen dengan kenaikan ketebalan 
oksida get dan panjang salur. 
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This chapter will explain the project overview and scopes of project. 
1.2 Introduction 
The history of microelectronics began on December 1947 at the Bell Labs, 
United States of America, when three scientists John Brdeen, Wafter Brattain and 
William Shockley invented the first semiconductor device which is called the transistor 
that was able to replace the functions of the vacuum tube as an amplifier. The said 
invention had opened the path in producing electronic circuitry designs that were small 
and cheap. Entailing the discovery, large numbers of electronics companies were 
incorporated including one by William Shockley himself in the year 1955 in Santa Clara 
